WHAT IS CLAIMED IS:

1	1. A delay transistor	comprising:
2	a substrate;	
3	a plurality of conduction channels embedded in the substrate;	
4	a plurality of active regions embedded in the substrate, the active regions	
5	alternating with the conduction channels;	
6	a source contact coupled with first alternating active regions;	
7	a drain contact coupled with second alternating active regions; and	
8	a gate structure overlaying the conduction channels, the gate structure being	
9	configured to receive an input signal, wherein the gate structure is a single gate structure, and	
10	wherein the gate structure provides an RC delay to the input signal and filters power and	
11	voltage spikes in the input signal, the RC delay being of a sufficiently long duration so as to	
12	decrease the switching speed of the transistor and allow the gate structure to filter power and	
13	voltage spikes.	
1	2. The delay transis	or of claim 1 wherein the gate structure has a
2	·	of of claim 1 wherein the gate structure has a
2	scrpenine snape.	
1	3. The delay transis	or of claim 1 wherein the gate structure comprises
2	polysilicon.	
1	4. The delay transis	or of claim 1 wherein the delay transistor further
1	•	·
2	comprises a plurality of diodes coupled with the single gate structure, the diodes being	
3	reversed biased, wherein the diodes con	tribute additional capacitance to the RC delay.
1	5. The trimming circ	cuit of claim 1 wherein the delay transistor is an
2	•	
1		cuit of claim 1 wherein the delay transistor is a PMOS
2	transistor.	
1	7. A delay transistor	comprising:
2	a plurality of transistors coupled in parallel, each transistor being coupled	
3	between a first voltage potential and a second voltage potential; and	

4	a plurality of diodes coupled between the gates of the transistors and the	
5	second voltage potential, the gates being formed by a single gate structure, wherein the	
6	combination of the gate and the diodes provide a distributed RC delay to the input signal and	
7	filters power and voltage spikes in the input signal, the RC delay being of a sufficiently long	
8	duration so as to decrease the switching speed of the transistor and allow the gate structure to	
9	filter power and voltage spikes.	
	O A delevered atmost and a commission of	
1	8. A delay pad structure comprising:	
2	a substrate;	
3	, , , , , ,	
4		
5		
6	signal; and	
7	a plurality of diodes coupled with the active region, the diodes being reversed	
8	biased, wherein the diodes provide additional capacitance to the RC delay.	
1	9. The delay pad structure of claim 8 wherein the substrate is a p-type	
2	substrate.	
_		
1	10. The delay pad structure of claim 8 wherein the active region is an n+	
2	region.	
1	11. The delay pad structure of claim 8 wherein the delay pad structure is	
2	• •	
_	used in a trimming enount for mountying electronic enounts.	
1	12. A delay line structure comprising:	
2	a substrate;	
3	a thin oxide layer coupled onto a first side of the substrate, the thin oxide layer	
4	having a square shape;	
5	a polysilicon layer coupled onto the thin oxide layer, the polysilicon layer	
6	being configured to receive an input signal, the combination of the thin oxide layer coupled	
7	between the substrate and the polysilicon layer providing an RC delay to the input signal and	
8	filtering power and voltage spikes in the input signal; and	
9	a plurality of diodes coupled with the polysilicon layer, the diodes being	
10	reversed biased, wherein the diodes provide additional capacitance to the RC delay.	

- 1 The delay line structure of claim 12 wherein the substrate is a p-type
- 2 substrate.
- 1 14. The delay pad structure of claim 12 wherein the delay pad structure is
- 2 used in a trimming circuit for modifying electronic circuits.